

What is claimed is:

- 1 1. A fabrication method for flash memory, comprising:
 - 2 providing a substrate, wherein a plurality of device
 - 3 isolation regions are formed on the substrate to define a
 - 4 plurality of striped active areas;
 - 5 forming a deep well of first conductive type in the substrate,
 - 6 wherein the deep well of first conductive type contains the active
 - 7 areas and the area below the device isolation regions;
 - 8 forming a tunneling oxide layer and a first electrically
 - 9 conductive layer on the active area;
 - 10 forming a dielectric layer on the substrate on which the
 - 11 first electrically conductive layer is formed;
 - 12 forming a second electrically conductive layer on the
 - 13 dielectric layer;
 - 14 defining the second electrically conductive layer, the
 - 15 dielectric layer and the first electrically conductive layer,
 - 16 so as to convert the second electrically conductive layer and
 - 17 the first electrically conductive layer into a plurality of
 - 18 stacked gate structures composed of a plurality of control gates
 - 19 and a plurality of floating gates;
 - 20 forming a plurality of wells of second conductive type in
 - 21 an area disposed between the adjacent control gates in the
 - 22 substrate, wherein the plurality of wells of second conductive
 - 23 type contain the area disposed below the device isolation
 - 24 regions;
 - 25 forming a plurality of drains in the active areas located
 - 26 on one side of the control gates, wherein the drains are enclosed
 - 27 by the wells of second conductive type;
 - 28 forming a plurality of spacers on both sides of the stacked
 - 29 gate structures; and
 - 30 forming a plurality of sources in the active areas located
 - 31 on the other side of the control gates, wherein the sources are

32 located on both sides of the wells of second conductive type
33 and electrically connected with each other via the deep well
34 of first conductive type.

1 2. The fabrication method of claim 1, wherein the device
2 isolation regions are field oxide layers.

1 3. The fabrication method of claim 1, wherein the device
2 isolation region is shallow trench isolations.

1 4. The fabrication method of claim 1, wherein the deep well
2 of first conductive type is a deep n-type doped well; the wells
3 of second conductive type are p-type doped wells; the sources
4 are n-doped regions; and the drains are n-type doped regions.

1 5. The fabrication method of claim 4, wherein the method
2 to form the deep well of first conductive type comprises the
3 steps of:

4 forming a photoresist layer on the substrate, wherein a
5 pattern of the deep well of first conductive type is defined
6 on the photoresist layer;
7 performing an ion implantation; and
8 removing the photoresist layer.

1 6. The fabrication method of claim 5, wherein the ion
2 implantation comprises two stages, and the first stage implants
3 phosphorous ions of about $5 \times 10^{13} \sim 1 \times 10^{14}/\text{cm}^2$ at about 800keV to
4 about 1.5MeV, and the second stage implants phosphorous ions
5 of about $1 \times 10^{13}/\text{cm}^2$ at about 360keV.

1 7. The fabrication method of claim 1, wherein, before the
2 tunneling oxide layer is formed on the active regions, the
3 fabrication method further comprises the steps of:

4 forming a photoresist layer on the substrate, wherein a
5 pattern of a plurality of flash memory cells is defined on the
6 photoresist layer;

7 performing an ion implantation to adjust the threshold
8 voltage of the flash memory; and

9 removing the photoresist layer.

1 8. The fabrication method of claim 7, wherein the ion
2 implantation is performed to implant boron ions of about 5×10^{11}
3 $\sim 1 \times 10^{12}/\text{cm}^2$ at about 60keV.

1 9. The fabrication method of claim 1, wherein the dielectric
2 layer located between the control gates and the floating gates
3 is a stacked structure of silicon oxide/silicon nitride/silicon
4 oxide.

1 10. The fabrication method of claim 1, wherein the method
2 to form the wells of second conductive type comprises the steps
3 of:

4 forming a photoresist layer on the substrate to define a
5 pattern of the area located between the control gates
6 corresponding to the drain;

7 performing an ion implantation;

8 removing the photoresist layer; and

9 performing a heat treatment.

1 11. The fabrication method of claim 10, wherein the ion
2 implantation is performed to implant boron ions of about 5×10^{12}
3 $\sim 1 \times 10^{13}/\text{cm}^2$ at about 60keV.

1 12. The fabrication method of claim 10, wherein the heat
2 treatment is performed for about 25 ~ 35 minutes in an oxygen
3 (O_2) environment of about 900 °C, so as to extend the wells of

4 second conductive type to a striped type, and the striped wells
5 of second conductive type being parallel to the control gates.

1 13. The fabrication method of claim 1, wherein the sources
2 and the drains are formed by implanting arsenic (As) of about
3 $1.5 \times 10^{15} \sim 2 \times 10^{15}/\text{cm}^2$ at about 50keV.

1 14. The fabrication method of claim 1, further comprising
2 the steps of:

3 forming an interlayer dielectric layer on the substrate
4 on which the sources and the drains are formed;

5 forming a plurality of contact plugs connecting to the drains
6 in the interlayer dielectric layer; and

7 forming a plurality of wordlines on the interlayer
8 dielectric layer in which the contact plugs are formed.

1 15. A structure of flash memory, comprising:

2 a plurality of device isolation regions located in a
3 substrate to define a plurality of active areas;

4 a deep well of first conductive type located in the substrate,
5 wherein the deep well of first conductive type contains the active
6 area and the area below the device isolation regions;

7 a plurality of stacked gate structures located on the
8 substrate, wherein the stacked gate structures are composed of
9 a plurality of floating gates, a dielectric layer and a plurality
10 of control gates;

11 a tunneling oxide layer located between the stacked gate
12 structures and the substrate;

13 a plurality of wells of second conductive type located in
14 an area disposed between the adjacent control gates in the
15 substrate, wherein the plurality of wells of second conductive
16 type contain the area disposed below the device isolation
17 regions;

18 a plurality of spacers located on both sides of the stacked
19 gate structures; and

20 a plurality of sources and a plurality of drains, wherein
21 the sources and the drains are located in the active area located
22 on both sides of the control gates, and the drains are enclosed
23 by the wells of second conductive type, and the sources are located
24 on both sides of the wells of second conductive type, and the
25 sources are electrically connected with each other via the deep
26 well of first conductive type.

1 16. The structure of flash memory of claim 15, wherein the
2 device isolation regions are field oxide layers.

1 17. The structure of flash memory of claim 15, wherein the
2 device isolation regions are shallow trench isolations.

1 18. The structure of flash memory of claim 15, wherein the
2 deep well of first conductive type is an n-type doped well region;
3 the wells of second conductive type are p-type doped wells; the
4 sources are n-type doped regions; and the drains are n-type doped
5 regions.

1 19. The structure of flash memory of claim 15, wherein the
2 dielectric layer located between the control gate and the
3 floating gate is a stacked structure of silicon oxide/silicon
4 nitride/silicon oxide.

1 20. The structure of flash memory of claim 15, further
2 comprising:

3 a plurality of contact plugs located on the drains and
4 electrically connected to the drains; and

5 a plurality of bitlines electrically connected to the drains
6 via the contact plugs.

1 21. An operating method to erase, programming and reading
2 data on a flash memory, wherein a wordline voltage, a bitline
3 voltage and a p-type doped well voltage are respectively applied
4 to a control gate, a drain and a p-type doped well, all of which
5 correspond to a selected flash memory cell; a source of the flash
6 memory is a common source, and electrically connected via a deep
7 n-type doped well; the drain is commonly used by the selected
8 flash memory cell and an adjacent flash memory cell; and the
9 p-type doped well is located between adjacent control gates
10 corresponding to the drain, the operating method comprising:

11 applying a high voltage to the p-type doped well, while
12 maintaining the wordline in a ground state, and the bitline and
13 the common source in a floating state, thereby performing an
14 erase operation;

15 applying a high voltage on the wordline while applying a
16 voltage lower than the wordline voltage to the bitline voltage,
17 and maintaining the voltage of the common source and the p-type
18 doped well voltage in the ground state, thereby performing a
19 programming operation; and

20 applying a proper voltage to the wordline while applying
21 a voltage lower than the wordline voltage to the bitline, thereby
22 performing a read operation.

1 22. The operating method of claim 21 for erasing, programming
2 and reading data on the flash memory, wherein the p-type doped
3 well voltage is about 20V when the erase operation is performed.

1 23. The operating method of claim 21 for erasing, programming
2 and reading data on the flash memory, wherein when the programming
3 operation is performed, the wordline voltage is between 10V and
4 12V, and the bitline voltage is between 5V and 6.5V.

1 24. The operating method of claim 21 to erase, programming

2 and reading data on the flash memory, wherein when the read
3 operation is performed, the wordline voltage is about 3.3V, and
4 the bitline voltage is about 1.5V.